Skip to content
VuFind
Language
English
Deutsch
Español
Français
Italiano
日本語
Nederlands
Português
Português (Brasil)
中文(简体)
中文(繁體)
Türkçe
עברית
Gaeilge
Cymraeg
Ελληνικά
Català
Euskara
Русский
Čeština
Suomi
Svenska
polski
Dansk
slovenščina
اللغة العربية
বাংলা
Galego
Tiếng Việt
Hrvatski
हिंदी
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
Formal hierarchical multilevel...
Cite this
Text this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Permanent link
Formal hierarchical multilevel verification of synchronous MOS VLSI designs
Bibliographic Details
Main Author:
Weiss, D. W
Format:
Book
Language:
English
Published:
1987
Subjects:
Thesis (Ph.D.)
Holdings
Description
Similar Items
Staff View
Internet
Request
Stanford University
Holdings details from Stanford University
Call Number:
099091-425
Similar Items
Formal multilevel hierarchical verification of synchronous MOS VLSI circuits
Published: (1987)
Timing verification and performance improvement of MOS VLSI designs
Published: (1984)
Formal verification of circuit designs in VHDL
Published: (1993)
Hierarchical testing using precomputed tests for modules
Published: (1995)
Data structures for formal verification of circuit designs
Published: (1989)
Loading...