Formal hierarchical multilevel verification of synchronous MOS VLSI designs

Formal hierarchical multilevel verification of synchronous MOS VLSI designs

Bibliographic Details
Main Author:	Weiss, D. W
Format:	Book
Language:	English
Published:	1987
Subjects:	Thesis (Ph.D.)

Internet

Stanford University

Holdings details from Stanford University
Call Number:	099091-425