Engineering digital design

Engineering Digital Design, Second Edition provides the most extensive coverage of any available textbook in digital logic and design. The new REVISED Second Edition published in September of 2002 provides 5 productivity tools free on the accompanying CD ROM. This software is also included on the In...

Full description

Bibliographic Details
Main Author: Tinder, Richard F (Richard Franchere), 1930-2011
Corporate Author: ProQuest (Firm)
Format: Electronic Book
Language:English
Published: San Diego : Academic Press, c2000
Edition:2nd ed
Subjects:
LEADER 06262nam a2200697Ia 4500
001 103403ce-a170-48ae-b73a-72dc0495f136
005 20240926000000.0
008 990830s2000 caua ob 001 0 eng d
010 |z  99066780  
010 |z  99066780 
020 |a 0-08-050565-1 
020 |a 1-281-02828-2 
020 |a 9786611028282 
020 |z 0126912955 
020 |z 9780126912951 
035 |a (Au-PeEL)EBL300562 
035 |a (CKB)111087026778716 
035 |a (CaONFJC)MIL102828 
035 |a (CaPaEBR)ebr10178615 
035 |a (CaSebORM)9780126912951 
035 |a (EBL)300562 
035 |a (EXLCZ)99111087026778716 
035 |a (MiAaPQ)EBC300562 
035 |a (OCoLC)191035129 
035 |a (OCoLC)823828502 
035 |a (OCoLC-M)1035705581 
035 |a (OCoLC-P)823828502 
035 |a (Sirsi) a12464978 
040 |a MiAaPQ  |c MiAaPQ  |d MiAaPQ  |d CSt 
040 |a MiAaPQ  |c MiAaPQ  |d MiAaPQ 
050 4 |a TK7868.D5  |b T56 2000 
082 0 0 |a 621.39/5 21  |a 621.395 
082 0 4 |a 621.39/5  |2 21 
100 1 |a Tinder, Richard F  |q (Richard Franchere),  |d 1930-2011. 
245 1 0 |a Engineering digital design  |h [electronic resource] /  |c by Richard F. Tinder 
250 |a 2nd ed 
260 |a San Diego :  |b Academic Press,  |c c2000 
300 |a 1 online resource (913 p.) 
300 |a xxvi, 884 p. :  |b ill 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
500 |a Rev. ed. of: Digital engineering design. c1991 
504 |a Includes bibliographical references and index 
505 0 |a Cover; Contents; Preface; Chapter 1. Introductory Remarks and Glossary; 1.1 What Is So Special about Digital Systems?; 1.2 The Year 2000 and Beyond?; 1.3 A Word of Warning; 1.4 Glossary of Terms, Expressions, and Abbreviations; Chapter 2. Number Systems, Binary Arithmetic, and Codes; 2.1 Introduction; 2.2 Positional and Polynomial Representations; 2.3 Unsigned Binary Number System; 2.4 Unsigned Binary Coded Decimal, Hexadecimal, and Octal; 2.5 Conversion between Number Systems; 2.6 Signed Binary Numbers; 2.7 Excess (Offset) Representations; 2.8 Floating-Point Number Systems 
505 8 |a 2.9 Binary Arithmetic2.10 Other Codes; Further Reading; Problems; Chapter 3. Background for Digital Design; 3.1 Introduction; 3.2 Binary State Terminology and Mixed Logic Notation; 3.3 Introduction to CMOS Terminology and Symbology; 3.4 Logic Level Conversion: The Inverter; 3.5 Transmission Gates and Tri-State Drivers; 3.6 AND and OR Operators and Their Mixed-Logic Circuit Symbology; 3.7 Logic Level Incompatibility: Complementation; 3.8 Reading and Construction of Mixed-Logic Circuits; 3.9 XOR and EQV Operators and Their Mixed-Logic Circuit Symbology; 3.10 Laws of Boolean Algebra 
505 8 |a 3.11 Laws of XOR Algebra3.12 Worked Examples; Further Reading; Problems; Chapter 4. Logic Function Representation and Minimization; 4.1 Introduction; 4.2 SOP and POS Forms; 4.3 Introduction to Logic Function Graphics; 4.4 Karnaugh Map Function Minimization; 4.5 Multiple Output Optimization; 4.6 Entered Variable K-map Minimization; 4.7 Function Reduction of Five or More Variables; 4.8 Minimization Algorithms and Application; 4.9 Factorization, Resubstitution, and Decomposition Methods; 4.10 Design Area vs Performance; 4.11 Perspective on Logic Minimization and Optimization 
505 8 |a 4.12 Worked EV K-map ExamplesFurther Reading; Problems; Chapter 5. Function Minimization by Using K-map XOR Patterns and Reed-Muller Transformation Forms; 5.1 Introduction; 5.2 XOR-Type Patterns and Extraction of Gate-Minimum Cover from EV K-maps; 5.3 Algebraic Verification of Optimal XOR Function Extraction from K-maps; 5.4 K-map Plotting and Entered Variable XOR Patterns; 5.5 The SOP-to-EXSOP Reed-Muller Transformation; 5.6 The POS-to-EQPOS Reed-Muller Transformation; 5.7 Examples of Minimum Function Extraction; 5.8 Heuristics for CRMT Minimization; 5.9 Incompletely Specified Functions 
505 8 |a 5.10 Multiple Output Functions with Don't Cares5.11 K-map Subfunction Partitioning for Combined CRMT and Two-Level Minimization; 5.12 Perspective on the CRMT and CRMT/Two-Level Minimization Methods; Further Reading; Problems; Chapter 6. Nonarithmetic Combinational Logic Devices; 6.1 Introduction and Background; 6.2 Multiplexers; 6.3 Decoders/Demultiplexers; 6.4 Encoders; 6.5 Code Converters; 6.6 Magnitude Comparators; 6.7 Parity Generators and Error Checking Systems; 6.8 Combinational Shifters; 6.9 Steering Logic and Tri-State Gate Applications 
505 8 |a 6.10 Introduction to VHDL Description of Combinational Primitives 
520 |a Engineering Digital Design, Second Edition provides the most extensive coverage of any available textbook in digital logic and design. The new REVISED Second Edition published in September of 2002 provides 5 productivity tools free on the accompanying CD ROM. This software is also included on the Instructor's Manual CD ROM and complete instructions accompany each software program.In the REVISED Second Edition modern notation combines with state-of-the-art treatment of the most important subjects in digital design to provide the student with the background needed to ente 
533 |a Electronic reproduction. Ann Arbor, MI : ProQuest, 2015. Available via World Wide Web. Access may be limited to ProQuest affiliated libraries 
650 0 |a Digital electronics 
650 0 |a Logic design 
700 1 |a Tinder, Richard F  |q (Richard Franchere),  |d 1930-2011. 
710 2 |a ProQuest (Firm) 
776 |z 0-12-691295-5 
999 1 0 |i 103403ce-a170-48ae-b73a-72dc0495f136  |l a12464978  |s US-CST  |m engineering_digital_design____________________________________________elect2000____2__acadea________________________________________tinder__richard_f__________________e 
999 1 0 |i 103403ce-a170-48ae-b73a-72dc0495f136  |l 99119354342408501  |s US-NCD  |m engineering_digital_design____________________________________________elect2000____2__acadea________________________________________tinder__richard_f__________________e 
999 1 1 |l a12464978  |s ISIL:US-CST  |t BKS  |b 22799a9b-03e5-5422-8406-5eb3ddde1c05  |y 22799a9b-03e5-5422-8406-5eb3ddde1c05  |p UNLOANABLE 
999 1 1 |l a12464978  |s ISIL:US-CST  |t BKS  |a SUL-ELECTRONIC  |p UNLOANABLE